The system flowchart is shown in Fig. 2 . A diverse initial population is created of randomly transformed copies of the original DFG. A fitness is allocated to each member of the population. This is determined by calculating the supply voltage and effective capacitance of the DFG. Area requirements are computed for the adders, delays and multipliers. The total required area is used to estimate the effective capacitance. The GA selects a member of the population for transformation using the probabilistic roulette wheel [6] method. A library of transforms is used, from which transforms are selected at predetermined rates. (Pipelining = 1 %I, retiming = 20%, unfolding = lo/, auto-pipelining = 1%). These
rates were calculated using a combination of design heuristics and experimental data. Repeated application of the transformations will form the new population of designs. Genetic evolution terminates when the design with required power specification is produced, i.e. that design with the highest fitness over all generations. The C A may produce multiple designs that satisfy the power requirements, giving greater flexibility at the implementation stage. 
Pig. 3 Three tap FIR filter
Results and discussion: System performance is demonstrated with examples of recursive and non-recursive circuits of varying complexity. The circuits are an eighth order Avenhaus filter [5] , a second order IIR lattice filter, a three tap FIR filter and an eight tap FIR filter. Fig. 3 illustrates the D F G obtained for the three tap FIR filter before the application of loop unfolding. The shortest critical path has been achieved through pipelining, as in this example a multiplication has an execution time twice that of an addition. Avenhaus filter. The graph shows the fitness profile of the fittest member of the population during evolution. The results demonstrate an increase in fitness until a maximum value is reached. Loop unfolding is then applied to achieve the lowest power solution.
The discontinuity present in the fitness curve is specific to the synthesis problem since, e.g. a simple pipelining operation on a low fitness circuit may dramatically decrease the critical path, resulting in a sudden decrease in power consumption. The results obtained for each of the example circuits are presented in Table 1 . The comparative power is an estimation of the power consumption of the new circuit expressed as a percentage of the original power consumption. In all cases power was reduced.
Conclusion:
The results demonstrate that the GA is capable of optimising circuits for power at a high level using a number of transformations. The variable application rates produced designs with good aredpower tradeoff. The concurrent tracking of power, area and speed shows the effectiveness of the GA method. Introduction Cold-cathode fluorescent lamps (CCFLs) are widely used to illuminate the liquid crystal displays (LCDS) used in many battery powered instruments. In such an application, the driver circuits to CCFLs must be able to provide stable power with efficiency. In addition, a dimming control capability is a very desirable feature. Fig. 1 shows a typical driver circuit which uses a parallel-resonant inverter circuit regulated by a Buck converter. The dimming control is accomplished by using the pulse width modulated (PWM) controller to regulate the power to the lamps [l --51. The lamp illurnination is roughly proportional to the lamp current [4, 51 so the lamp current is used as a feedback signal in this circuit. There are, however, two drawbacks of this circuit.
parallel-resonant inverter PWM controller
Fig. 1 Conventionul CC>L driver circuit
Firstly, the PWM controller switching frequency is independently set and is not synchronous with the parallel-resonant inverter resonant frequency, which leads to a beat frequency in the lamp voltage waveform, as shown in Fig. 2 ; this may result in annoying problems with lamp flickering and EM1 suppression [5] . Secondly, the circuit requires the use of a PWM control chip which consumes relatively high power and increases cost. Both efficiencjand cost are important considerations in such an application. In this Letter a novel synchronous dimming control scheme is proposed to alleviate the problems mentioned above. A test circuit is also built to verify the concept. Driver circuit with ,synchronous dimming control: Fig. 3 shows the driver circuit with the proposed synchronous dimming control.
The power circuit is the same as the conventional circuit shown in Fig. 1 . but the dimming control is accomplished with a comparator circuit and an additional feedback signal derived from an inverter circuit at point A.
P o n w circuit operation: Referring to Fig. 3 A is equal to 1/2vc and has a frequency that is double the resonant frequency of inverter circuit. This signal will be used for dimming control, to be described in the next section. Adaptive predistortion with reduced feedback complexiity
A.R. Mansell and A. Bateman
Experimental veuification: A 2.5 W driver circuit has been built using the parts, listed in Table 1 . Fig. 5 shows the lamp voltage waveform. Note that there is no beat frequency, which may eliminate one reason for the flickering lamp problem. In addition, it is good for EM1 control.
Fig. 5 Lamp voltage Ivawjbrin mearuredfrom the circuit oj" Fig 3
Note that there is no beat frequency
The power consumption of the comparator is 12mW (as compared with 150mW for a PWM control I.C.). This improves the efficiency by about 556 for a 2.5W CCFL driver circuit. In addition, a PWM controller costs about US$0.46 and a comparator costs about $0.15. For a 2.5W CCFL driver this proposed scheme reduces the part cost by 9%).
Conclusions: A novel synchronous dimming control driver circuit has been proposed. It features high efficiency, low cost, simplicity and ease of ENLI control. It also makes the lamp drive a single frequency sinewave, thus eliminating a cause of the lamp flickering encountered in a conventional driver circuit. The circuit has been experimentally verified in a 2.5 Wdriver circuit. 
Indexing terms: Radiqffequency amplifiers, Power amplifiers
A technique for this adaption of a complex-gain baseband predistorter is proposed, using only a !single coherent downconversion in the feedback path. Despite this reduction in complexity when compared to previous implementations, the adaption process can still correct for both AM/AM and AMPM nonlineanties in the RF power amplifier. Practical results from a 220MHz transmitter are given.
Introduction: The use of digital modulation foimats that use variations in both carrier amplitude and carrier phase has led to the development of linear wireless transceiver architectures. Adaptive baseband predistortion [l, .2] has been proposed as a suitable RF power amplifier linearisation technique for such transceivers. Its use of discontinuous modulation feedback to track the nonlinear power amplifier characteristics removes the stability problems experienced with continuous modulation feedback techniques such as the Cartesian loop [3] . If. is, however, more susceptible to nonideal component behaviour in the transmitter R F hardware [4] . A technique is proposed which does not require a quadrature demodulator in the feedback path; this leads to a reduction in complexity and removes one possible source of performance degradation. Theoffly: Fig. 1 shows the basic architecture of an adaptive complex-gain predistorter. The look-up table (LUT) is indexed by some function of the input signal power, and it stores a piecewise approximation to the required gain predistortion characteristic. Traditionally, the adaption algorithm has used both the input modulating signal ( x , ,~, x,,,,) and the feedback modulation (Yn, q'J derived by a quadrature deimodulator, to estimate the error in the LUT entries.
Assuming that, at some input power level P, the nonlinear power amplifier has a complex-envelope gain of (u+jb) then it is trivial to show that at this point If we now take two data sets, (iJz, q,, i'J and (ir7), q,8,, i'J, both of which represent vectors that fall within some small power range ( B S P ) then eqn. 1 can be used to show i:, = ai, -bq,
Hence it is possible to estimate the complex-envelope gain of the power amplifier chain, at a particular operating point, without knowledge of q'; consequently, a single mixer and ADC may be used in the feedback path instead of the full quadrature demodulation (Fig. 2) .
Practical deployment of this technique requires that the variation in power amplifier gain across any band of power of width
